 |
|||||||
|
|||||||
|
-
格纳（香港）国际电子有限公司
首页 |
EP20K100EQI208-2
| EP20K100EQI208-2资料 | |
|
EP20K100EQI208-2 PDF Download |
|
File Size : 116 KB
Manufacturer:ALTERA ? Description:SERIAL INTERFACE TIMING The IDT72V8985 master clock (C4i) is 4.096 MHz signal allowing serial data link configuration at 2.048 Mb/s to be implemented. The IDT72V8985 can automatically detect the presence of an input frame pulse, identify the type of backplane present on the serial interface, and format the synchronization pulse according to ST-BUS® or GCI interface specifications (active HIGH in GCI or active LOW in ST-BUS®). Upon determining the correct interface Connected to the serial port, the internal timing unit establishes the appropriate serial data bit transmit and sampling edges. In ST-BUS® mode, every second falling edge of the 4.096 MHz clock marks a boundary and the input data is clocked in by the rising edge, three quarters of the way into the bit cell. In GCI mode every second rising edge of the 4.096 MHz clock marks the bit boundary while data sampling is performed during the falling edge, at three quarters of the bit boundaries. |
|
| 相关型号 | |
| ◆ XCV812E-9FGG900I | |
| ◆ XCV812E-9FGG900C | |
| ◆ XCV812E-9FG900I | |
| ◆ XCV812E-9FG900C | |
| ◆ XCV812E-8FGG900I | |
| ◆ XCV812E-8FGG900C | |
| ◆ XCV812E-8FG900I | |
| ◆ XCV812E-8FG900C | |
| ◆ XCV812E-7FGG900I | |
| ◆ XCV812E-7FGG900C | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：EP20K100EQI208-2 厂 家：ALTERA ? 封 装：08+?500 批 号： 数 量： 说 明： |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
联系我们：
| 联系人：曾先生/曾小姐/陈先生/周小姐/卢先生 |
| 电 话：0755-82566647,82566591,82527658 |
| 手 机：13760360398,13760402220 |
| QQ：708803368,150447166 |
| MSN：LXS643@HOTMAIL.COM |
| 传 真：0755-82566591 |
| EMail：22324181@QQ.COM |
| 公司地址： 深圳市赛格广场12B03 |
订购须知：
